For Applications & Industries
Free Online Training Events
Free Technical Resources
Simulation
|
Synthesis
|
Essential Digital Design Techniques
Essential Digital Design Techniques provides the ideal first stage in full scale project training for graduate design engineers, or engineers moving into digital design from other disciplines (including software or analog design). As such, it is the natural precursor to the Doulos Comprehensive VHDL class. With a strong emphasis on practical design and hands-on workshops, this class has been developed to significantly cut the on-the-job learning curve by capturing design techniques usually learned over months, in an intensive 2-day class.
More >>
Comprehensive VHDL (5 days)
Comprehensive VHDL has been the industry's gold standard VHDL training class since 1991. It is quite simply the fastest, most effective way to get project-ready. You'll gain the expertise you need to write efficient, re-usable RTL code, and create test benches powerful enough to cope with complex designs.
Comprehensive VHDL comprises 2 modules:
VHDL for Designers (days 1-3)
Provides a solid foundation for Altera designers, especially those needing to apply the more advanced features of VHDL covered in the Advanced VHDL module. Covers the FPGA design flow with practical, hands-on exercises throughout, and delegates leave with a flexible project infra-structure to use, adapt and extend on projects after the class. Workshops include dedicated labs illustrating the use of Quartus II in the FPGA tool flow.
Advanced VHDL (days 4-5)
Pre-requisite training for engineers targeting large FPGAs, such as Stratix® IV. Focuses on testbenches to cope with more complex designs, and design for re-use.
View the full Comprehensive VHDL course description and dates »
Expert VHDL (5 days)
Expert VHDL has become essential training for engineers working on large or complex designs. Without it, efficiency and productivity can suffer, causing time-to-market and development costs to increase.
Expert VHDL is presented in two modules.
Expert VHDL Design (days 1-2) teaches you to write better, more efficient code that is easier to maintain and re-use.
Expert VHDL Verification (days 3-5) shows you how to speed up and improve design verification; make testbench writing easier and more effective for even the most complex testbenches, and create behavioural models to make tests run faster.
Essential Tcl
Tcl is a powerful way to manage your design process, automate otherwise error-prone and time-consuming tasks and achieve valuable gains in efficiency and productivity. Every VHDL user and EDA support specialist needs to know about Tcl. Unlike the numerous Tcl text books and classes available, the Doulos Essential Tcl class is focused on the needs of EDA users, and it's packed full of examples and exercises directly based on design related problems.
More >>